


ARM MPU AM335X Lightning Touchscreen Controller UI
15x15 Package

PAGE 01 - TITLE PAGE
PAGE 02 - AM335X 1 OF 3 - DDR/JTAG/LCD/GPIO/MMC
PAGE 03 - AM335X 2 OF 3 - SPI/UART/USB/LCD/GPIO/ETHERNET
PAGE 04 - AM335X 3 OF 3 - POWER
PAGE 05 - POWER REGULATION
PAGE 06 - JTAG/RESET/LEDS/RS-232/USB/CAN
PAGE 07 - DDR/NAND/MICROSD
PAGE 08 - LCD INTERFACE/BOOT CONFIG
PAGE 09 - VIDEO DECODER



REVISIONS:
- -- Initial Release

A -- Added USB OTG Support.

B -- Added 2nd USB Port. Added USB Type A bulkhead connector. Changed USB Mini connector to a bulkhead connector.

C -- Re-annotated reference designators based on layout placement.

D - removed Jumper.

E - Adjusted Initialization Resistors from 10k to 2k

F - Changed Connector to bottom connection (4 pin lif)

(REFERENCE ONLY) PCA VARIANTS:
STANDARD 1208074

PCB1 Q25061-001
SCHEMATIC1 Q26009-001

Title		
LIGHTNING TOUCHSCREEN UI BOARD		
Size	Document Number	Rev
C	Q26009-001	F
Date:	Friday, September 18, 2015	Sheet 1 of 9


WITH RTC UNUSED, PMIC_PWR_EN IS
SUPPOSED TO BE N.C.



(USB_ID) This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the voltage to determine if the terminal is connected to VSSA_USB with a resistance less than 10 Ω or greater than 100 k Ω . The terminal should be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any external voltage source.



Title				
PASCAL TOUCHSCREEN UI BOARD				
Size C	Document Number			Rev F
	Q26006-004			
Date:	Friday, September 18, 2015	Sheet	3	of 9



Title			PASCAL TOUCHSCREEN UI BOARD
Size	Document	Number	Q26009-001
Date:	Friday, September 18, 2015	Sheet	4 of 9

POWER SUPPLY +5V, 75VIN, 3A

POWER INPUT
+12V NOMINAL, 67V MAX.

TPS65910 Power Supply AM335x Power Rail Voltage
VAUX2 (300mA) VDDSHV1, 3, 5, 6 (500mA) 3.3V (rails that are 3.3V)
VDIG1 (300mA) VDDSHV1, 3, 5, 6 (500mA) 1.8V (rails that are 1.8V)
VMC (300mA) VDDSHV4 (60mA) & VDDSHV2 1.8V/3.3V
VDD2 SMPS (1500mA) VDD_CORE (1000mA) 1.1V
VDD1 SMPS (1500mA) VDD_MPU (1500mA) 1.2V
No supply needed VDD_RTC 1.1V
VRTC VDD5_RTC (10mA) 1.8V
VIO SMPS (1000mA) VDD5_DDR (200mA) 1.8V (or 1.5V for DDR3)
VIO SMPS (1000mA) VREFSSTL (10mA) 0.9V or 0.75V
VDAC (150mA) VDD5 (100mA) 1.8V
VDIG2 (300mA) VDD5_SRAM_CORE_BG (40mA) 1.8V
VDIG2 (300mA) VDD5_SRAM_MPU_BB (40mA) 1.8V
VDIG2 (300mA) VDD5_PLL_DOR (25mA) 1.8V
VDIG2 (300mA) VDD5_PLL_CORE_LCD (25mA) 1.8V
VDIG2 (300mA) VDD5_PLL_MPU (25mA) 1.8V
VDIG2 (300mA) VDD5_OSC (10mA) 1.8V
VAUX1 (300mA) VDDA1PBV_USB0/1 (50mA) 1.8V
VAUX33 (150mA) VDDA3PBV_USB0/1 (10mA) 3.3V
VAUX33 (150mA) USB_VBUS0/1 3.3V
VPLL (50mA) VDDA_ADC 1.6V
VDD3 SMPS (100mA) Not Used
VIO SMPS (1000mA) DDR2_SDRAM (320mA) 1.8V
Table 3: AM335x Power supplies from TPS65910A









HDS SAYS WE WILL SEND POWER
GOOD SIGNAL TO PROCESSOR.
THIS IS THE nRESPWRON SIGNAL,
WHICH RESETS THE PROCESSOR WHEN
LOW.

POWER MANAGEMENT IC

3.3V LDO, 1.5A


CAN THE TPS65910 HANDLE THIS POWER REQ?

Title		
LIGHTNING TOUCHSCREEN UI BOARD		
Size	Document Number	Rev
C	Q26009-001	F
Date:	Friday, September 18, 2015	Sheet 5 of 9




Title			
LIGHTNING TOUCHSCREEN UI BOARD			
Size C	Document Number	Q26009-001	Rev F
Date:	Friday, September 18, 2015	Sheet	6 of 9


NAND MEMORY




MICRO SD CONNECTOR




ID MEMORY 256Kb



DDR3 SDRAM



DDR3 DECAPS



DDR3 MEMORY DESIGN TAKEN FROM BEAGLE BONE BLACK BOARD.

Title			
LIGHTNING TOUCHSCREEN UI BOARD			
Size	Document Number	Rev	
Custom	Q26009-001	F	
Date:	Friday, September 18, 2015	Sheet	7 of 9

The boot sequence shall be configurable between two sequences.
1 USB, 2 NAND, 3 SPI, 4 MMC (micro SD)
[NOTE: SPI is not used]
1 EMAC1, 2 MMC0, 3 XIP, 4 NAND
This may be achieved by placing DIP switches or jumper pins that allow SYSBOOT[3:2] to be pulled either high or low.

3.9 AM335X_LCD_DATA3 AM335X_LCD_DATA3 SYSBOOT3
3.9 AM335X_LCD_DATA2 AM335X_LCD_DATA2 SYSBOOT2
3.9 AM335X_LCD_DATA1 AM335X_LCD_DATA1 SYSBOOT1
3.9 AM335X_LCD_DATA0 AM335X_LCD_DATA0 SYSBOOT0

SYSBOOT4 AM335X_LCD_DATA4
SYSBOOT5 AM335X_LCD_DATA5
SYSBOOT6 AM335X_LCD_DATA6
SYSBOOT7 AM335X_LCD_DATA7

BOOT CONFIGURATION


3.9 AM335X_LCD_DATA11 AM335X_LCD_DATA11 SYSBOOT11
3.9 AM335X_LCD_DATA10 AM335X_LCD_DATA10 SYSBOOT10
3.9 AM335X_LCD_DATA9 AM335X_LCD_DATA9 SYSBOOT9
3.9 AM335X_LCD_DATA8 AM335X_LCD_DATA8 SYSBOOT8

SYSBOOT12 AM335X_LCD_DATA12
SYSBOOT13 AM335X_LCD_DATA13
SYSBOOT14 AM335X_LCD_DATA14
SYSBOOT15 AM335X_LCD_DATA15

BACKLIGHT DRIVER

The backlight brightness shall be controllable from the processor via a PWM signal. R204 SETS BACKLIGHT BRIGHTNESS RANGE. MAY NEED ADJUSTMENT.

COULD USE 18uH INDUCTOR SUMIDA CDRH4022/HP



LCD/TOUCH INTERFACE

PLACE TERMINATION RESISTORS AS CLOSE TO DECODER OUTPUT PINS AS POSSIBLE.

